Cost optimization in low volume VLSI circuits by Cook, K. B., Jr. & Kerns, D. V., Jr.
  
 
 
N O T I C E 
 
THIS DOCUMENT HAS BEEN REPRODUCED FROM 
MICROFICHE. ALTHOUGH IT IS RECOGNIZED THAT 
CERTAIN PORTIONS ARE ILLEGIBLE, IT IS BEING RELEASED 
IN THE INTEREST OF MAKING AVAILABLE AS MUCH 
INFORMATION AS POSSIBLE 
https://ntrs.nasa.gov/search.jsp?R=19820012526 2020-03-21T08:36:35+00:00Z
E
N
G
r
i
	 ELECTRICAL
r
(NASA-(:R-161333)
	
CC31 OPTIMIZATION :r LOW
ViLUKE VL51 CIHCUVIS Fihai Lej:ort (Aututn
Univ.) y l p HC AU5/Mk AU 1	 CSCL 09C
NEt-10400
Uric Idb
G3/33 16753
oR
n[^^^•
NASASlL FF	 t
ti^.
COST OPTIMIZATION IN LOW
VOLUME VLSI CIRCUITS
Dy
Koy B. Cook, Jr.
and
David V. Kerns, Jr.
Department of Electrical Engineering
Auburn University
Auburn, Alabama 36830
NASA Contract NAS8-32633
Final Report
Prepared for
George C. Marshall Space Flight Center
Marshall Space Flight Center, AL 35812
TG^uul/"AI CC:'•;-_	 =T tI -e0P1 TI-: - - --
f I
	 REPOFT N.,
fr
-
	 GOvEq ­­-,--	 .=ESSICN nC. 3.	 REZ' 0 1ENT'S C	 T	 -C3 hC
T!-,E .'._	 SUe-!7-E $,	 REPORT CATE
Cost Optimization	 in Low Volume VLSI	 Circuits 6.	 ?ESFORMIN,i 	 OkGANIZA; IvN .:i:.c	 `
I
i
E
A^' TH:RIs, a,PERFCRMING ORGANIZA— ON RE?'.
Kov
	 B.
	 Cook	 Jr.	 and	 David	 V.	 Kerns,	 Jr.
9	 P c P c CRM!NG ORGANIZATION NAME ANC ACCRESS 10•	 WORK UNIT NO.
DepPartment of Electrical	 Engineerina
ANurn 'Univer sity 11.	 CONTRACT OR GRANT NC.
Auburn,	 4L	 36830 NAS8-32633
!3.	 TYP E OF REPCF,	 6 PEA!--
i
Final	 Report.
SPORSOII'.;, :.GENCY NAME A.4O ADORESS
National	 Aeronautics and	 Space Administration
Washington,	 D.C.	 20546
I..,
	
S^CKSQRIh.,	 4GENCY	 ., :..E	 '
-	 SUP = LEN I ENTARY NOTES
I
Prepared by Auburn University for the George C. 	 Marshall	 Space Flight Center,
Marshall	 Space Flight Center,	 AL
I	 .
16. ABSTRACT
I
t	 '
1
In this re port, the relationship of integrated circuit cost to
electronic system cost is developed usin g models -or integrated circuit	 i
cost which are basEd on desi g n/fabrication a pproach. Em phasis is on
understandin g the relationship between cost and volume for custom
'	 circuits suitable for NASA a pp lications.	 In this regard, reliability
is a major consideration in the models developed. Results are given 	 j
for several typical IC desi g ns using o" -the-shelf, full-custom, and 	 I
semi-custom IC's with single and double-level metallization.
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Cost Optimization in Low Volume VLSI Circuits
Summary
In this report, the relationship of integrated circuit cost to
electronic system cost is developed using models for integrated circuit
cost which are based on design/fabrication approach. Emphas's is on
understanding the relationship between cost and volume for custom
circuits sutiable for NASA applications.
	
In this regard, reliability
is a major consideration in the models developed. Results are given
for several typical 1C designs using off-the-shelf, full-custom, and
semi-custom IC's with single and double-level metallization.
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I.	 INTRODUCTION
The purpose of this report is to examine the relationship of inte-
grated circuit cost to electronic system cost, to develop models to
predict integrated circuit cost and thus resulting electronic system. cost
and to examine the various parameters which affect integrated circuit
cost. The emphasis of this report is on the development of an understanding
of the cost of `JLSI (very large scale integrated circuits) and in partic-
ul^Ar the effects of low volume and large die area on cost.
A simple macroscopic cost model of an electronic system is developed
in which it is assumed that the system under consideration is to be par-
titioned irto subsystems consisting of integrated circuit chips. The
aim is to examine the resulting system cost due to variation in tht param-
eters which affect LSI die cost. Since emphasis is to be placed on the
factors which affect dic cost, the systems calculations and modeling are
kept to a minimum.
A macroscopic cost model for an integrated circuit is developed which
is intended to be sufficiently general to i nclude all aspects of IC manu-
facture such as choice of de-ice type, choice of process technology, choice
of packaging and effects of both quantity manufactured and die area. The
report includes discussions of present ^-ocess and fabrication alternatives
and tneir potential impact on chip cost.
Although cost models developed are general in nature, the purpose is
to examine the costs of low volume, custom integrated circuits suitable
t
r
for NASA applications.	 In this regard reliability will be a major consid-
eration in the choice of design process alternatives and as much as pos-
siblc the impact of reliability will be included in the modeling.
It is not the purpose of this pnase of the effort to treat the sub-
jest of integrated electronics cost in detail but to establish the ini-
tial framework from which further, more detailed, work can proceed. Also,
it is not the purpose of the report to treat the cost of an electronic
system in detai l but to establish the trends and guidelires necessary for
further work. Thus, detailed analysis of system costs are not included
herein.
The trend in the design of electronic systems is clearly toward com-
bining more and more electronic functions into smaller and smaller volumes.
The gains in reliability, weight reduction, spe9d, etc. are well known.
The rate at which large electronic systems have been "inte^.-ated" and
the total number of components reduced has been e qually off-7	uy increases
in system complexity. The continued development of sophisticated elec-
tronics systems re; ,jires the continued use of int e gration of more and
more electronic functions on single integrated circuit chips. We have
moved rapidly in a period of twenty years from discrete solid state de-
vices to Very Large Scale Integrated circuits (VLSI) containing as many
as 75,000 transistors today as shown in Figure 1 [11.
Most applications of integratea electronics during the c2riod 1960-
1970 were evolutionary ih nature, leading to essentially the same type of
equipment but with improved performznce, and/or lower Cost and smalier
physical size. An example was the introduction of minicomputers in the
late 1960's, which had essentially the same computing power as some of the
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Fig. 1. Approximate component count for complex integrated
circuits as a function of year of 4ntroduction.
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larger computers of earlier years. Similar changes were taking place in
the factory; for example, in control equipment for machine tools, with
each succeeding generation having performance advantages rElative to its
predecessor. The first such equipment appeared in 1955, using electron
tubes and electromechanical components; five years later discrete tran-
sistors were employed; and the third generation of equipment, introduced
in 1967, used integrated circuits of relatively small complexity, termed
SSI (Small-Scale Integration).
However, as the degree of integration continued to increase into what
came to be known as LSI (Large-Scale Integration), some evolutionary
developments began to occur. It became possible to fabricate complete
system functions in one or a series of LSI chips, making possible a
product that simply was not feasible if constructed by other approaches.
Perhaps the most widely known example of LSI leading to an entire
new class of product is the personal, hand-held calculator. The develop-
ment of this product, which has continued beyond the 1960's and into the
present, has been anothAr, somewhat different, example of the evolution
brought about by LSI is in the area of memories for digital computers.
In this case, perfectly satisfactory memory components (magnetic cores)
have been used in di g ital computers since about 1953, whereas the first
memory components fabricated in a semiconductor chip were more expensive
than cores. However, following the patterns indicated in Fig. 1, the
complexity of memory chips increased steadily from the 256 bits available
in 1970 to the 64K bits available in 1979.
The cost of semiconductor memory has at the same time decreased below
that of magnetic memory components by the use of high technology and high
volume production as shown in Fig. 2.
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Although the examples cited above were very successful, practical
applications of LSI technology, they happened to have a certain unique
property in that they were needed in large volumes. Earliest SSI digital
integrated circuits and their somewhat more complex successors, termed
MSI (Medium-Scale Integration) circuits were basic building blocks that
could be used in a wide variety of applications. However, as the degree
of potential integration increased into LSI and VLSI, the resulting, com-
plex circuits tended to be very specialized, each with only one or a few
possible applications.
	 If the specialized application happens to involve
a large volume of usage, as is the case with the personal calculator and
with the semiconductor memory chip, then fixed costs such as those of
design and of developing test programs can be amortized over a large
number of chips, and the chip can be produced in large volume, which
is a requisite for lowest cost. On the other hand, in applications
that do not re quire a large volume of usage, costs are substantially
larger.
Electronic systems for NASA will use a mix of high volume and low
volume integrated circuits. The choice of the optimum mix for each partic-
ular system is a complex problem with parameters which change rapidly. It
is therefore imperative to have a practical model of system cost to assist
In defining and designing minimum cost systems. The cost of high volume
off-the-shelf parts is available from manufacturers price lists. The cost
of integrating these standard parts into the system is not included in
depth in this work. The designer should plan various levels of usage of
off-the-shelf parts and determine their purchase costs. Then the com-
plementary levels of remaining electronics should be defined as "systems"
6
to the following cost model. Within each level plan, parameters which are
a function of partitioning and technology can be exercised.
At this point we have several system approaches defined (level plans
plus their implementation sub-plans) with the parts costs for each approach
determined including chip design and test costs. The designer must now
estimate the cost of the electronic design (including microprogramming
if applicable) and overall testing for each ap p roach.	 Finally, the cost
of packaging the above parts must be determined through the use of a
packaging cost model bein g
 developed by Hughes .Aircraft Company uncer
NAS8-32607. Simple addition will provide the cost of each ap proach from
which design decisions can be made.
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II. MACROSCOPIC MUC EL OF ELECTRONIC SYSTEM COST
A. Basic Assumptions
In this analysis we assume that we have an electronic system which
is partitioned in some way into LSI chips. The system is assumed to be
composed of sub assemblies which contain the LSI in some degree (SSI, MSI,
LSI, etc.). The cost of the entire system is then related to sub assembly
cost. The number of sub assemblies is a variable depending on the level
of integration.
B. System Cost Factors
Additional understanding of the impact of VLSI on electronic sys-
tems is realized through definition of the various cost factors at the
system level. These cost factors are simply the sum total of the various
costs that accrue during the creating and manufacturing of an electronic
system. These factors are:
1. Component cost. This cost includes electronic elements such
as resistors, diodes, TTL, LSI Chips, etc. Mechanical components
are also part of these expenditures.
2. Tooling cost. This item encompasses engineering labor costs
and materials expenses such as printed circuit board layout and
procurement. Basically it is a one-time engineering charge.
3. Assembly cost. This expense is incurred in the physical struc-
turing of the system.
4. System testing. Included in this item are debugging of system
operation and establishment of system reliability.
a
5. System repair and maintenance.
6. Inventory. This expense arises from the requirement for stock-
ing component spare parts for the system.
Each of the above six factors must be considered for any electrical
system that is to be produced. The relative importance of each of the sys-
tem cost factors depends, of course, upon the particular system to be
manufactured and the total number of systems to be built.
C. Mathematical Model
7n this section a mathematical model is presented for the cost of an
electronic system composed of assemblies of IC's grouped on subsystems or
modules such as pc boards with connectors. We make the following defin-
itions:
N = total number of gates per system
(NG)j =
 total number of gates per ith IC where 1<i<N1
NES = total number of electronic systems `or the total program
NESS = total number of electronic subsystems or modules per program
NI	 = total number of IC's per system
To be general we assume subsystem types are not identical and label them
as subsystem type 1, 2...i; Thus we have
(NESS) ; = total number of type i electronic subsystems or modules per
program.	 By definition
J
NESS =	 (NESS); where there are j type subsystems or modules (1)
^=1
The total cost of a single electronic system (the direct life cycle
cost) can be expressed as:
ST = SA+ $S + $R
	
(2)
1.	 1
9
where
SA = initial aquisition cost or initial cost of manufacture of
the system per system
SS = cost per system of spare parts
SR = system repair or module replacement cost
SA, the initial cost of manufacture, is determined by cost factors
1-4, SS, the cost of spare parts is determined by cost factor 1 and 6
and SR, the system repair cost, is determined by cost factors 4 and 5.
Let the failure rate associated with the ith iC be ^ i . Then we define:
(MTEF) %
i	
i
(MTBF) i
 is the mean time before failure associated with the ith IC.
If a system is composed of INI IC's, the corresponding systen MTBF becomes:
_	 1	 `_^	 1
System %1TBF ^—	 s	 (4)
F A 
J=l
if we assume all component associated failures are inde p endent, that
the system does not have fault-tolerant design to circumvent the effects
of an IC associated failure and that each a  includes a share of the
interconnection scheme. Alternative equations can be developed to
aescribe the MTBF of systems with fault-tolerant des`;n. [3] These
will not be presented ir. this report.	 IC associated failure rates are
de pendent on the number of pads of an LSi chip because most IC failures
(non-infant) are associated with the mechanical portions of the de-
vice - pins, tabs, connectors, etc. However, since the number of
pads does not increase as rapidly as the gate count, the move
10
(3)
from S.S.I. to V.L.S.I. can result in an improvement in rel i ability by
the resulting net reduction in apparent failure rate/gate. This is shown
in Figure 3.	 Curve (1) demonstrates t hat the failure rate of a chip is
proportional to the number of pads which is in turn proportional to the
3V .
Thus,
Ng -
NG
Also, in Figure 3 is indicated another faz:tc.r, curve (2) which shows the
effect of pushing the degree of integration beyond the capability of the
technology. This is related to LSI process technology and design rules.
[9] Another estimate of the apparent individual IC failure rate,
	 is
-6
given by 2.5 X 10 log (NG) i
 if the failure rate of the board and its con-
nector is included. [2] This simply shows that system failure is mainly
a function of the number of IC packages.
The number of spare modules which must be available for replacement
(NSM), is determined by the proportion of module failures which are not
repairable, B.	 If the total operational life of the electronic system
is TL, then
NSM = B•as•TL•NES
	
(5)
and the number of spare connectors and boards for repairable modules is
NSCB = (1-B)•as•TL•NES
	
(6)
The total cost of spare parts (SS•NES) is then
SS-NES = SA•NSM•
NESS 
+ SCB•NSCB
	
(7)
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I
where
SCB = cos*_ of spare conrectors and boards
Thus, the total s p are parts cost per -/stem is
SS - 
[B•NESS •SA + (I-B)SCB]•TL•a s
	(81
In general, the number of IC's per module is independent of the level of
integration of the IC's. Therefore, the level of integration of IC's
determi^es the number of modules per system and the major reliability
problem is module board, its connectors, and the interconnection scheme.
This can be seen in Fig. 3, curve (3) to be the predominant reliability
factor. Actual chip failures are insignificant by comparison.
T
n terms of the level of integration, NG (number of gates per IC)
we have
'J I
SS n [ 5.1i	 •SA + (1-B)SCB]•TL•j
TEES j-1
and substituting for ;. j we get:
NI	 -6
SS = [ B•N ES	 'SA + (1-B)SCB]•TL•y (2.5 X 10) log ('!G).
	
(10)
E SJ
j=1
In equation (10) ';I is a function of the level of integration, NG.
To simp lify the analysis we assume each suosystEm and each system is
made up of IC's with the same level of integration, NG: and thus all
IC's will nave the same failure rate. Then
SS	 [B•N 	 .	
NG
 (1-B)SCB]•TL•NG
 •2.5Xi0 log•(NG)
	
(11)
Where we assume N is a constant.
13
(g)
^r
To complete the cost of an electronic system, we must be able to
determine the repair costs and the initial acquisition cost.
We assume total acquisition cost to be given by
NES•SA = SDM•MU•NES•NI + SCA•NES 	 (12)
where
A
SCM = LSI device manufacturing post
Here, $CA is the total cost, excluding IC cost, of all system
components and all assembly, design, faorication and testing cost.
Again if we assume all IC's rave approximately the same level of in-
tegration then:
SA = SDM• NG N + SCA
	 (13)
The to'_1 s2stem repair cost SR is proportion.;! to the total number
of failures over the life of the system and will depend on the repair
cost of each failed system.
NES•SR = .a s •TL•NES•[B•SRPL + (1-6)•SRPR] 	 (14)
•	 Where
L
SRPL = cost to replace a module
SRPR = cost to repair a module
SRPL and SRPR include all toss of repair or replacement other than
parts costs which hive been in,,luded in SS.
.-
14
Again assuming all IC's have approximately thr same level of inte-
gration,
-6
SR = [B-SRPL + (1-B)-SRPR]•TL • N^ 2.5 X 10 log (NG)	 (15)
The I.-L61 system cost per gate becomes
	
-
= NT
	
NG	
2.5 X l
= [B•SRPL + (1-B)-SRPR]-TL	 6
:TG
	
log ("1G)
+
 (
SOM.-LM—U + 	 B-NES	 N	
-6
	
NG	 + IN , 	 + NESS	
•TL- N	 - 2.5 X 10	 log (NG)]
-6
+ TL (1-B)-SCB•2.N G X 10	 log (NG)	
(16)
Equation (16) contains the terms o f importance related to electronic
system cost per g ate. Since SDM, the die manufacturing cost, is a strong
function o` degree of integration, NG, it is not obvious from equation
(16) how STG varies with NG.
In the following section, a model for IC chip cost will be developed.
The model will allow the estimation of SDM and its dependence on NG, the
integration level. The model will also consider chip design/fab approach
in establishing SDM.
15
III. MACROSCOPIC MODEL OF INTEGRATED CIRCUIT CHIP COST
A. Basic Assumptions and Background
The design and manufacture of an IC is a costly, time consuming
process with hundreds of sequential steps. The difficulty and level of
sophistication of the manufacturing process can only be realized by noting
the fact that a "small" error in any one of the hundre s of sequential
steps may cause total irreversable circuit failure. Tnus, in the manu-
facture of IC's, the manufacturer strives to improve control and reduce
errors by use of such things as:
-automated equipment under computer or microprocessor conLrol
-redundancy or fault tolerancE in the actual fabrication process
(eq. double contacts, flowed glass, thick overcoat passivation,
iso-planar oxide isolated structures, etc).
-close supervision and monitoring of all work in process
-increased operator training (use of higher skill levels)
-fault tolerant or process variation tolerant circuit designs.
This analysis is restricted to MOS (metal-oxide-Femi conductor)
integrated circuits. A general literature search on topics related to
the design, fabrication, assembly and testing of MOS integrated cir-
cuits is attached to this report as Appendix A. Also, the results of
a literature search on to p ics related to the cost of integrated circuits
is attached as Appendix B.
A block diagram showing the major steps in the design and manufac-
ture of an integrat-d circuit is shown in Figure 4 .	 Each block repre-
lE
i
wm-
aw
ro i
v a)i 4
ro
N 3
Y
N i
ro Ow
Sp
O
y la
^s `°^ oy
yd S
o N
+^ a
CO r
aJ G
oa d
QJ
CL i C
aJ	 r
}7 Y
C/•I	 i
a1 c
i N
d (J
ij
a
A
a,N
N
ro
A
ro
w
i
a,tti.
ro
3
N
i c
v o
^ •r
s ro
^ c
C C i
4J OU
S-
4-) • - O
L/) (/) r
l oo°'^ 
!s^  ^ A^ d ObJ
.D y
60
l
c
0
= N
+	 O Q1
L
ro r r
CL
aJ Ln
L
d
	
C	 Q!
O rU
C^ i•^
i ro Q) -W
	
a) L	 Q1
+) W N i
+j C ro
N E
a o^--
rov^
rI	 i
O Q U 0) 7a U
-
J a 'M O
A ro U
i
^ O
I c
4-)	 O
r C •^
U	 .- ro
i > N r
•^av^
U	 C
N
c+ a
-16	 C
LZ •r •r
C i-)
r ^ N
ro	 a)
c	 +^
Y
U
d
CL
oa ^ •^
C t
Y ro (n
i
rof
sS^,O ^O
0910•
6Gl^J^
• , ^J
"OD
ObJ,
C
LL
I N
C
O
a +-)
a a ro
U U U
C
O ra
U F-S.-
 U
U	 O Q1
v- n
i N
o v
i
a
17
zs0
cW
ALIGNMENT EQUIPMENT COST
1000
100-,nm —
500	
WAFER STEP
	
5-INCH PROJECTION 	 Z^ ^^1
200	
`	 5-1URE
1	 FUTURE
100 ^
	
\-(--100-gin PROJECTION
50	 ASSUMPTIONS:
NUMBER OF ':lAFERS
PROCESSED PER HOUR
CONSTANT
20
REQUIRED FLOOR SPACE
3-INCH CONTACT	 DOUBLES OR TRIPLES
1972	 1974	 1976 1978	 1980 1982
	
1984
PRODUCTION YEAR
	
Figure 5	 r2r"
	
Electronics
Nov. 1978
18
sents cons i derable detail. Because of the major investment required in
capital equipment and high technology personnel in order to manufacture
IC's, it would be totally impractical to consider, for example, the
low volume manufacture of LSI in a low volume line.
Another major cost is in equipment to manufacture LSI. Growth in
alignment equipment costs over the past few years is shown in Figure 5.
This is typical of other eauioment also.
Improvemeni,s in IC technology have permitted higher and higher levels
of integration which have resulted in reduced system (which use non-
custom LSI) costs as shown in Figure 6. These cost reductions have been
possible by the use of high volume coupled with advancing technology.
The level of integration has increased as costs lave declinad at the IC
level as shown in Figure 7. 	 For high volume prod;iction, the IC cost/gate
vs NG is shown in Figures 8 and 9 for different products. Cost is
also a strong fuctions of performance as shown in Figure 10.
All of the above data is for large volume production. When one con-
siders low volume, custom LSI, the IC cost curves change considerably.
The effects of NRE (non Recurring Expense) costs are dominant for very
low volume LSI. For example, an LSI logic array could have a $50,000
"":r- cost.
Since equipment costs are so large, the manu facture of low volume,
custom LSI is always accomplished in a manufacturing line running a large
volume of p,-oduct. Thus a boundary condition for this work has been
established that although the design will allow VLSI custom, the pro-
duction line will be required to handle a large volume of wafers. This
means the production line will be required to handle a large quantity of
product types.
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If the manufacturing line is handling a large volume of product,
even thouth this volume is in small runs of custom product, then "some'
of the large fixed costs (^ARE - non-recurring expense) can be amortized
over many volumes of product. In this way, custom manufacturing in
wafer fab can approach volume fabrication costs. 	 It will never be the
same because of extra paper work involved in tracing lots in the fab
line but should be similar to a typical hi-rel line (which requires lot
trace) with a large product mix.
In this analysis we assume that the mfg. line is to operate as a
"lot traceable" line with a large product mix and perhaps a few different
processes in one fab area. We will leave the fab volume as a variable.
To reduct design/layout (dal) costs we must move toward computer
designs with standard gate arrays or standard logic cells which the com-
puter will interconnect.	 (This is discussed in more detail in the next
section.) These generally will result in larger (non-optimum in compaction)
die.
Manufacturing yield can easily be related to active die area: [10]
	
i=1
	
1	 1
	
Y D = 'i	 -	 n
	
(17,'
	
n	 i It, D 
i 
A 
i
	 (1 + DnA)
where
D i = defects/unit area produced by the ith masking level
A i = active die area for ith masking level
0  = average defect density over all n masking levels
A = active die area
n = number of defect producing, yield limiting photo masking
coerations.
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Figure 11 shows plots of equation (17) for different values of
active die area vs defect density. Figure 12 shows a plot of equation
ON vs. the D 
n 
A product for various n values and Figure 13 shows yield
vs. active die area for various defect densities.
n
, the defect density (defects per unit area) is a manufacturing
and techr.ologY problem. At any given time in the fab area for a chosen
technology we can assume it is a constant. Die area A d is determined
by the (d/1) cycle, includin g
 the device technology.
The rel y
 : nship of chip area to degree of integration is strongly
depenient on several factors:
-layout strategy and efficiency
-levels of interconnect
-active chip area to total chip area ratio
-type of circuit (random logic or memory)
Figure 14 a and b gives the typical characteristics of the more im-
portant LSI technologies and an estimated active chip area for the i rldi-
Gated typical NG. This data cannot be used to develop even an empirical
relationship between chip area and NG since there is considerable
variation in the gate density (or gate area) between processes. Also,
the active chip area estimate assumes the entire active circuit is made
up of "gate" of average size. This would only be accurate for estimating
the size of random logic chips and would not work for memories or , other
ordered logic.
An empirical equation has been presented by Cunningham and Jaffe
relating the die area A d of MOS memory chips to the number of bits in the
memory, N D [11'
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-6	 1/2
Ad = 1.7 X 10 (N 0
 + 69N 0
	+ 2400) in 2	 (18)
This equation assumes n-channel silicon-gate technology with stand-
and 6-micrometer design rules and a typical one-transistor cell. In the
summation term in parenthesis, the first term, N 0
 relates to the total
1/2
storage-cell area. The second term, 69,1 0
	, essentiall y
 relates to the
area required by decoders and sense amplifiers and other areas that depend
on column or row length. The third term, 2,400, is a constant because it
accounts for unused periphery and circuits, such as buffers, that do not
depend on cell area. [11]
For memories, this equation can be generalized somewhat as fellows:
1/2
Ad = A l (N O + R N 0	+ R2)	 (19;
where
0
A l = area of a single memory storage cell
0
R 1 = coefficient to determine area contribution by row and
column decode and sense circuitry
A
R 2 = coefficient to determine peripherial area contribution
In summary then, the relationship between NG (degree of integration)
and die area is different betweer random logic circuitry and memory. For
random logic one can estimate die area by assumin g, a linear relation-
ship between die area and NG whereas an equation similar to equation
(19) must be used for memor i es. Specifically, in this work, we will
assume that for random logic with a large number of gates that the area
required for interconnecting gates and peripheral area to reach the bond
pads and the area of bond pads is:
32
B 1 •NG-Kp + BP-Kp•(NG)1/2
	
(20)
Thus, total die area becomes:
A = AG • NG + B 1 • KP • NG + BF - KP • LNG	 (21)
where
A
K  = average dins per gate
AG
 = average gate area
J
BP = bond area pad
B. Fabrication Alternatives
There are basically two alternatives to the design and fabrication
of custom electronic systems with I.SI:
1. Use of full-custom desi g ned LSI
2. Use of semi-custom LSI and standard transistor arrays
Full-custom LSI integrated circuits can offer advantages when the
volume of circuits needed or some other parameter can justify the initial
high cost of tooling and layout design. 	 In this approach, the IC is
unique at all mask levels and therefore can offer the highest performance
and/or smallest die size (depending on the design goals).
The volume of integrated circuits needed to amortize a full-custom
design depends very strongly on the actual circuit since the initial en-
gine2ring costs depend heavily on the circuit design and its complexity.
The time required for the design and fabrication phase is often a
very important aspect which affects the choice of fabrication alternative.
A typical full-custom IC design and layout will take 15 weeks and then
another 13 weeks will be needed to obtain finished parts.
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A good discussion of the semi-custom alternative to full-custom LSI
fabrication has been presented by Edge [7]. In this paper, the cost and
fabrication time advantages of the semi-custom approaches are discussed
as well as the disadvantages of limited availability of basic chip designs.
Key disadvantages of the single-metal semi-custom appr^ -h are the
performance, packing density and circuit complexity available. Full-
custom MOS LSI is capable of 10 MHZ operation whereas single-metal semi-
custom is limited to the 2-5 MHZ range. The relatively small gate arrays
available for single-metal semi-custom designs will limit the complexity
and packing density acnievable using this 3a ..ach. Packing density
differences of 2:1 are common for LSI designs using these two approaches.
Double-metal sem i -custom has none cf the above disadvantages, however,
design and fabrication are more complex than single-metal semi-custom.
C. Generalized Model for Chi p Cost
In this section, a mathematical model is developed for IC die cost
in terms of manufacturing parameters and degree of integration as it is
related to die area. The objective is to establish an expression for
SDM as used in equation (16).
Die cost is determined to a large extend by yield. For a fixed
volume of product in the manufacturing line, die cost is inversely pro-
portional to yield.
C'II
SD =
	
(22)
34
Where $W = cost per wafer out of fab
YD = die probe yield
ND = total number of die on a wafer
SD = cost per good die out of fab
The dependence of $D on A d
 can then be calculated as:
SD =	 SW n	 2	 (23)
1	 1	 nd
(l + D nA ) 
4Ad
.'total number of die of area A d on a round
wafer of diameter d.
$D a Ad (1 + Dn.A)n
and	 SD •c Ad (1 + D n •Ka •Ad ) n	where Ka = A/ Ad	 (24)
Thus SD will vary slightly more rapidly than linearly with A d if D  is not
too large.	 If D  is large,
$D a Adn+1
	
(25)
and can vary very rapidly as n is typically 6-10. We can express it as
SD a A d m	 1 < m < n+i	 (26)
For 1 LSI at today's defect dens'lies of 5-7 defects/in 2 , the term Dn•Ad•Ka
would not be much larger than unity as shown by a sample calculation.
Assuming 5 defects/in -
 and Ka = .6:
Let D n • K 
a
•Ad = 1, then Ad 
= 4 in 2 = .25in 2 die
-	 _ .5 in x .5 in
D 
	 about 2x the largest die built
today in any volume
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A die this size would yield (fur n = 5, D  = 5)
Y =	 1	 = 3.1% a low yield, high SD. 	 (27)
d	 (1+DnA)n
For a fixed wafer diameter, d, SW the wafer fab cost is a constant,
independent of die area A. Figure 15 shows how normalized die cost,
SD varies with die area, A. If we assume a CMOS process and a random
logic chip, then using AG=4 . 10 -5 in 2 from Figure 14 and A d =
AG-NG 
= 5.10-5•NG
a
we ca , i convert equation (23) into
(Zn -	 SW	 (28)
^v -
1 	 ^nj,	 7d2
1 + D n [4.Ox10-5 ]NG J^4[5.OxlO_']NG)
where D  is expressed in defects/in2.
Equation (28) is shown plotted in Figure 16 and clearly indicates
the effect of degree of integration, NG, on die fab cost.
	
In this fig-
ure, die cost has been normalized by wafer fab cost which has been
assumed constant. The move toward low volume VLSI will most certainly
result in a greatly increased die cost unless $W is decreased or wafer
diameter, d is increased.
Die area is critical to SD; but so is (d/z) cost. 	 For a given level
of integration and a fixed set of design rules,
5(d/2)T 2.s Ad
competing role,, -
SD	 ^ as Ad
SD + $ Wz) must be as low as possible to minimize final die cost. As a
38
general rule, we want A d
 as small as possible for a given level of integra-
tion. This tends to increase S(d/z). S(D/z) and SD can be optimized by
use of CAC routing, computer assisted layout, etc and of co , :rse more
efficient routing techniques.
The total cost to manufacture an LSI device can be expressed as:
SDM = $F + Sd/Z +	 SAC + STC
N 	 N 	 YA'YFT	 YFT
where we define
SDM ^ total manufacturing cost per IC successfully completing manufacture
Sd/d design/layout cost (fixed NRE)
SAC
	 assembly cost per IC successfully completing manufacture
STC D total test cost per successful 1C
N 
	 c total number of successful IC's of this type manufactured
YT 	 total yield = Y F • Y D	
Y 
	 YFT where
Y  = wafer fab yield
YD = wafer probe yield =
	 1	 n
(1+DnA)
Y  = assembly yield
Y FT = final test yield
5
SF " total cost for fab of all wafers (good & bad) with volume N
where SF = f ( Nm )	 m
D 
	 average die defect density
Ad	 die area	 A = active die area
n	 G number of critical mask levels
Equation 29 can be rewritten as:
SDM = SW	
4A 
(1 + D A ) 
n 
+ Sd/^ + SAC
	 + STC
YA 'Y FT	 nd	 n	
Nm	
YA*YFT	 YFT	
(30)
(29)
39
where
SW = fab cost per wafer out of fab.
For the condition that N  is small compared to the total volume
of material being processed in the LSI fab line, then SW will be essen-
tially a constant, independent of N m . Also, under this condition SAC
and STC will be essentially independent of Nm .	 The sketch in Fia. li
indicates the relative effect of the S(D/L) term on costs and thus clearly
indicates the cost effect of low volumes.
Calculations of typical costs and a survey of present industry
custom LSI manufacturers indicates that the S(D/L) term dominates for
NIII below 20-40 thousand depending on the complexity of the LSI chip.
This will be discussed further in Section IV.
The dependence of equation 30 on die area, A d , is not obvious until
the dependence of the S(D/L) term is included as well as the STC and SAC
terms.	 In a custom VLSI design/layout, a CAD system is often used to
simplify design time and lower costs. Following this CAD layout will
usually be a period of manual or semi-manual die size optimization be-
cause of the inadequacy of present day CAD software.
A model has been developed to predict die area in terms of three
constants or boundary conditions as presented below. We assume the com-
puter generated layout yields a chip of area Amax and the absolute theor-
etical minimum valve of die area is 
Amin (zero wasted chip area). The
manual labor to reduce die area is assumed to result in an exponential
relationship between time spent in o ptomization vs. area reduction.
This is shown in Figure 18.
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The model is:
A(t) = (Amax	 Amin) e- et + Amin
	 (31)
The constant 6 is determined by the efficiency with which the
manual effort can reduce A d from 
Amax' Of
affected by the efficiency of the computer
in the first place.	 6 is dependent of NG.
where f is the number of mask levels to be
course, 
Amax 
is directly
in doing a compact layout
We assume 6 =	 a0
,•K •NG
P
minimized.
The Sd/c dependence on area can now be established by noting that
Sd/z = SCR + $L + SR
where
SCR	 circuit design cost
SL " layout cost
$R " reticle fab costs
and
SCR	 SCE•t
c
where
G
SCE	 burdened cost per unit time for circuit designer
t c = circuit design time
SL = SCAD - 
t
CAD + SML • tML
where
SCAD ' cost for layout per unit time
t
CAD r CAD layout time
(32)
(3'])
(34)
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SML = cost per unit time for manual layout optomization
tML = manual layout time
Thus:
Sd/:. = SCE - t  + SCAD + tCAD + SML - tML + SR	 (35)
An expression for 
tML 
is available from equation 31.
tML = - ^ln A A^ min _ = oln A^ ^ Amin	 (36)
max	 min	 U	 d	 min
We a^sume that the circuit design time, t c , the CAD layout time,
tCAD and SR, the reticle cost are related to NG as:
tc = K 1 •Kp • NG- (I- 1	 (37)
3 N.,
t CAD = 
K p •NG• [ ln ( tJ G) • ( K 21 + K22•Kp) + K23 •n r ]	 (38)
and	 SR = K 3 •Kp •NG-n r	(39)
where
	
n 
	 number of reticles required
	
These assum,cions are most valid for VLSI.	 For small area die,
fixed costs will make tc, tCAD and SR essentially independent of NG.
Thus for VLSI,
S(d/2) = SCE-K 1 • K a • NG-(1- 3N^ 1 + SCAD•K p •NG-[ln;NG)-(K
21 +K22 •Kp ) +K23•Nr]+
K 3 • K • NG-n r
 + SML-f-Kp -NG	
Amax	 Amin	 1
p	
Ir	
_	 1,40)
So	 "d	 Amin )
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The costs of making master and working photolithography masks are
assumed to
	 contained in the previous SW term. The reticle fab costs
are assumed to be contained in the SR term. The reticle fab costs are
assumed to contain all costs to go from the layout, however, it is done
to the printed reticles. For a computer-aided layout done on a CAD
system, the major cost of reticle generation, (fo r VLSI), will be the
time required on a pattern generator to generate a circuit of colr^lexity
f•Kp •NG. The assumption tr , t SR - f•K p -NG will be valid under these
conditions.
The constants Kill
	 K22 , K23, and K
3
 must be obtained by experience
curves and will be highly dependent on the LSI manufacturer, the labor
skills and equipment available. They wi l l also depend strongly on the
design fabrication approach chosen. For example, the constants will be
significantly smaller for a "semi-custom" design where only the design of
one o r two mask levels is involved.
To complete the present mod-1 for cost we must develop the depen-
dence of SAC and STS on level of integration, NG. or die area, A d . The
die assembly cost will be composed of a fixed cost related to processing
a die through the assembly operation and other cost components which will
vary with die area and NG to some extent. A complete assembly operation,
and test sequ,, nce is shown in Figure 19. Those assembly operations
which have some dependence on die area are:
-wafer scribe
-optical inspection prior to die attach
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The area dependence of the rest of the operations is small and
depends mostly on the number of pins on the chip package or the number
of bond pads on the chip. The level of integration is in general
related to the square of the number of pin-outs. The overall assem^ly
cost of an IC is dominated by the number of bonds required, the package
cost and fixed labor costs and overhead. For this analysis, it is assumed
that the assembly cost, SAC, is proportional to KpANG.
The testina test of complex IC's is a complicated function of many
factors. The dominant factors are
-equipment costs (NP,E)
-labor
-circuit complexity and design which determines test times
The number of gates, NG, enters the cost function in that more complex
functions are more difficult to test and test time increases. Test time
is more dependent on the number of pins on the IC package than on actual
die area.	 Ire a volume testing situation, the cost $TC well be totally
determined by test time. [12;
In this analysis it will be assumed that the number of pins will
determine test cost and that the test :ost $TC varies as KpvNG.
Equation (30) along with equation (40) can now be used to estimate
SDM vs A d .	 Inserting equation (21) to eliminate die area and express the
cost ')DM in terms of the level of integration we get:
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5DM	
SW	
4[AGNG + B•K p • NG + BP•K P • ^]
	
= Y Y	 2
A FT	 nd
^n
1 + D n •Ka •[AGNG + B l •Kp •NG + BR•K p • 3NG	 +J
Kp •Nm•[SCE • (1 - .NG
)
 • K1 + SCAD [ln(NG)(K
21 +K22 *Kp ) + K23 •n r ] +
B mx/B mn -1
5ML	 NG	 1	 1	 SAC	 STCK3.nr]+ 
Kp •f '	 ao	 Nm 
ln ` B 1
/B 1 mn - 1	 + YA Y FT 
+ AFT	
(41)
where:
Kp • NG • B I mx = routing area maximum (before hand optimization of routing)
Kp •NG•B l mn = theoretical minimum routing area
f = number of critical mask levels which are hand optimized
to reduce layout area
The number, Nm , of IC chips manufactured of any one type is mainly
the product of the number of electronic systems, NES, and the number of
applications of the chip per system, NA.
N  = NA•NES•[1 + B. NESS 'TL- NG• 2.5 . 10 6 •log(NG)]	 (42)
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IV. DIE & SYSTEM COST CURVES
A. Introduction
In this section we examine briefly the values of gDM and $TG vs
level of integration, NG. In order to do the analysis we must make
assumptions which provide the necessary constants in equation (16) and
(41). Specific values will of course vary widely among manufacturers.
However, some general trends can be observed.
The basic assumptions are given in Section IV-B and Section IV-C
presents a cost analysis along with a discussion of key results. The
basis language computer program which was used in the anal ysis is presented
in Appendix D.
B. Assumptions
To study the dependence of gDM and $TG we assume that the LSI chip
under consideration is of the order of the 10 gate level or hig!-er since
some fundamental assumption in the development of equation (40) will be
invalid otherwise.
	
(These assumptions have all been discussed in Section
III-A and C.) We a l so assume that the LSI chips are to be manufactured
in an existing volume fabrication area that is typically found in the
semiconductor industry today at custom LSI manufacturers (eg. A.M.:.)
Four cases will be taken:
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JCase I.	 A full custom, 7 mask level, CMOS LSI design, including
all levels from logic design to final packaged parts.
Case II.	 Standard off-the-shelf chips for the sake of reference.
Case III. A semi-custom, 9 mask level CMOS LSI design being a
double-metal standard transistor array chip (eg. STAR)
and custom design of three mask levels.
Case IV.	 A semi-custom, 7 mask level CMOS LSI design being a
single-metal standard gate array and custom design of
one mask level.
In all cases, SDM/NG vs NG and STG vs NG will be presented.
Case I:	 Full custom CMOS LSI
We assume:
AG = .025 mm  (40 gates/mm2)
d = 100 mm
D  = 10 defects/in 2 = .0155 defects/mm2
KA = .8
SW = S200.00, Y  = .95, Y FT = .90
Kp = 3
B lmn ` B
1 `— Clmx' B adjusted for minimum STG
BP = .0375 mm 
SCE = $15.00/hr
K 1 = 1 hr/gate-pin
SCAD = S220/hr
-2	 -4	 -2
K21 = 1.4 . 10 , K22 = 7.0 . 10 , K23 = 1.3.10
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K 3 = S1/gate-pin
$ML = 510.00/hr
So = 3 gate-pin-lev/hr
B lmx /B lmn	 4
_ AG
B lmn	 2-K p
SAC = S.10 • K p • yN
ST = S.20 • K p • 3NG
SRPL = S200 + $2•K p • r'N•(1 +NESNESS)
SRPR = SRPL + SCA •NES10 NESS
B = .05
TL = 45,000 hr
MU = 2
f = 6
NA = 1
K
SCB = S50.00, SCA=yG 	 Nm	 SCE-rte! + SCAD•[ln(NC)•(K 21 4'K22 • Kc ) +
i
3•K
	
LL- NESS	 5u0023+ 30 .2 ln(3) + NES	 (2'Kc + 750 + N	 +
C	 m
	
10•Kc • ANC	 NESS )
where Kc = K 	 NG pads Per chip and
r' C = NG • NESS IC's per module
1	
N = 10,000
NES = 50
NESS = NES NING
n = 6 (bond pad assumed non-critical masking level)
I	 n 
	
= 7
52
CASE II: Standard CMOS LSI (same as Case I except no charge for Sd/a.)
CASE III: Semi-Custom CMOS LSI in double-metal (STAR) n r = 3, n =8, f=3
CASE IV: Semi-Custom CMOS LSI in single-metal
We assume (parameters not listed are same as above)
AG = .l mm 
B 1MN	 AG/Kp
n = 6
f = 1
K = .4
a
n = 1
r
C. Analysis and Results
Figure 21 displays the total system cost per gate for all four cases.
As expected, the minimum system cost occurs with the use of standard off-
the- shelf IC's with a level of integration or greater than 77 gates per
chip. Standard IC's with NG less than 77 can economically be replaced
with single-metal semi-custom IC's. Standard IC's with NG less than 55 can be
replaced by full-custom IC's.
	 Standard NG's less than 74 can be re p laced with
double-metal semi-custom IC's. For example, a system with standard IC's
of NG=22 could be replaced with a system with double-metal IC's of NG=630
for one-half the system cost. This in spite of the fact that only 53
copies of each IC type will be produced at a cost of over $4,000 per
individual chip.
The benefit-to-cost ratio (B/C) is a popular tool for decision making.
Figure 22 displays the B/C for replacing standard MSI and SSI devices with
53
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the var,)us custom device types. Note that a B/C of 1 represents the
break even point. B/C is plotted as a function of the desired number of
electronic systems where each custom design is used only once per system.
Below 5 systems standard SSI is more economical than any custom approach.
For 5 to 45 systems, single-metal semi-custom is more economical than
standard SSI but not standard MSI. From 45 to 500 systems, double-
metal semi-custom STAR, devices are the least :xpensive approach. For
greater than 500 systems, full-custom device, are the best choice.
Figure 23 displays the actual cost savings per system relevant
to the B/C plotted in Figure 22.
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PROGRAM NOTATION
A = AG
B = B
B1 = B1
B2	 BI
mn
33 = BI
mx
C1 = SW
C2 = SAC
C3 = STC
C5 = SRPL
C6 = SUR
C7 = SCB
C8 = STG
C 9 = Kc
D = Dn
D1 = d
F = f
G = NG
K1 = K1
K3=K3
K4 = K D
K5 = K 
K7 = K21
K8 = K9-2
K9 = K23
L = TL
M = MU
N = N
Nl = n
N2 = nr
N3 = Nm
N4 = NA
N9 = NC
F = BP
RI = SCE
R2 = $CAD
R3 = SML
S = NES
Sl = NESS
T = 
a0
Y3 = Y 
Y4 = YFT
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